CHANNEL 1
Right angle PCB BNC bnc2
AMP 227161-7
J1
GNDA
CHANNEL 2
Right angle PCB BNC bnc2
AMP 227161-7
J2
GNDA
Chan_1
Chan_2
2-Channel Ping-Ponged
Switched Integrators
RCN4
RCN5
RCN1
RCN6
47ohms
47pF
Isolated RC Network
Pan EZAST22AAAJ
DACTEST
2CH_INTEG
CHANNEL 3
Right angle PCB BNC bnc2
AMP 227161-7
J3
Chan_3
GNDA
CHANNEL 4
Right angle PCB BNC bnc2
AMP 227161-7
J4
Chan_4
GNDA
RCN8
RCN2
RCN7
RCN3
2-Channel Ping-Ponged
Switched Integrators
Isolated RC Network
Pan EZAST22AAAJ
DACTEST
GNDA
2CH_INTEG
Dual 2-Channel Simultaneous Sampling
SAR 500 kSPS 16-Bit ADC
AD7654
Dual 2-Channel Simultaneous Sampling
SAR 500 kSPS 16-Bit ADC
AD7654
+3.3V
Octal Buffer/Drivers w/3-State
U50
SN74LVTH541DW
GND
Integrator Control / VME FPGA
IntgFPGA
Logic_CLK
DAC7731-1CH
DACTEST
+3.3V
C50
BP79
BP89
BP50
10uF
0.1uF
10uf C1210 20% 25vdc
GND
VME Interface on J1
VME
256K x 16 Static Ram
U54
CY7C1041CV33-15ZC
+3.3V
GND
J71
3m2520-6002UB
GND
MODFIED 3/21/2006 9:18:46 AM
Page 1 of 14
EED Department
ORIGINATOR Craig Drennan DATE 3/25/04
DRAWN Craig Drennan DATE 10/17/04
CHECKED checked DATE date
APPROVED approved DATE date
Fermi National Accelerator Laboratory
United States Department of Energy
Z:\JOBS\Integ Module\Integ03_Rev2_3_21_06\Integ03_Rev2\Integ03_Rev2.prj
SIZE D
DRAWING NUMBER 0000-ED-173553-1
Schematic Page 01 of 02
REV
H=8NO; V=4LA


BLM Control Bus FPGA
BLM Control Bus Connections on J2
CtrlFPGA
Ctribus
Board_ID
256K x 16 Static Ram
CY7C1041CV33-15ZC
U56
DAC7731
SN7406D
U33
Hex Inverter Buf/Driv w/O-C Out
Pin-Selectable Watchdog Timer
MAX6373KA-T
U41
R128
10Kohms
BP51
0.1uF
+3.3V
GND
J70
J69
J68
3m2520-6002UB
MODIFIED 3/21/2006 9:18:46 AM
Page 2 of 14
EED Department
ORIGINATOR Craig Drennan DATE 3/25/04
DRAWN Craig Drennan DATE 10/17/04
CHECKED checked DATE date
APPROVED approved DATE date
Fermi National Accelerator Laboratory
United States Department of Energy
Z:\JOBS\Integ Module\Integ03_Rev2_3_21_06\Integ03_Rev2\Integ03_Rev2.prj
SIZE D
DRAWING NUMBER 0000-ED-173553-1
Schematic Page 02 of 02
REV





















MODIFIED 1/6/2006 4:50:22 PM		Page 3 of 14	
EED Department	ORIGINATOR	Craig Drennan	DATE 3/25/04
	DRAWN	Craig Drennan	DATE 10/17/04
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date

Fermi National Accelerator Laboratory
United States Department of Energy

Z:\JOBS\Integ Module\Integ03_Rev2_3_21_06\Integ03_Rev2\Integ03_Rev2.prj

.

SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	0000-ED-173553-1		

H:BND; V:4LA

Altera Cyclone EP1C6 Device
EP1C6Q240C8

U55

Fair-Rite 2512066007Y0
Z=60ohms, DCR=0.2ohms, L1206

U59
TMP03FS

U43
AT17LV002A-10JC
ATMEL FPGA EEPROM

J40
3m2510-6002UB

MODIFIED 1/6/2006 4:51:44 PM		Page 4 of 14	
EED Department	ORIGINATOR	Craig Drennan	DATE 3/25/04
	DRAWN	Craig Drennan	DATE 10/17/04
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date

Fermi National Accelerator Laboratory
United States Department of Energy

Z:\JOBS\Integ Module\Integ03_Rev2_3_21_06\Integ03_Rev2\Integ03_Rev2.prj

SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	0000-ED-173553-1		

H:BND, V:4LA

JUMPER BERG 3PINx2.54mm

TRANSMIT

J56

RECEIVE

GND

555_TRIG

J63

R119
10Kohms

10.0Kohms_1%_1W

J50

General Purpose Timer

+5V

RESET
TRIG
THRES
CONT
DISCH
VCC
OUT
GND
U49
ICM7555ISA

R109
100ohms
100ohms Top Adj 25 turns 10%

R110
2.55Kohms
2.55Kohms_1%_1W

BP5
0.01uF

BP6
0.01uF
.01uf C1206 10% 50wvdc

+3.3V

R89
10Kohms

U33
SN7406D
Hex Inverter Buf/Driv w/O-C Out

555_OUT

SPST Push Button Right Angle
ALCO TPA11CGRA0

SW1

R145
10Kohms

PB_SW

Hex Inverter Buf/Driv w/O-C Out

LED1
LED2
LED3
LED4
VME_LED
CNTRL_LED

U47
SN7406D

D1
Red
DIALIGHT 553-0111

D2
Red
DIALIGHT 553-0111

D3
Green
DIALIGHT 553-0111

D3
Green
DIALIGHT 553-0122

RN1
220ohms
220 ohms X 8, sop16

INTEGRATION ACTIVE [I]

LOGIC RESET [R]

ERROR [E]

ABORT IN PROG [A]

VMEBUS ACTIVE [V]

CNTRLBUS ACTIVE [C]

DIALIGHT 553-0122 Bourns 4816P-T01-221

DIG_OUT_1

DIG_OUT_2

U48
N74F3037D
Quad 2-Input NAND Gate

J33

J32

TYCO D-607-10
PCB Terminator

LEMO EPL.00.250.NTN
LEMO_5pin_RA

J5

J6

J11

J12

R147
10Kohms

R146
10Kohms
10.0Kohms_1%_1W

R6
51.1ohms

R5
51.1ohms
51.1ohms_1%_1W

R90
10Kohms

R91
10Kohms

TRIG_1

TRIG_2

BP97
BP118
BP98
0.1uF

C43
10uF
10uf C1210 20% 25wvdc

BP80
BP108
BP107
BP83
0.1uF
1uf C0805 10% 50wvdc

MODFIED 1/6/2006 5:22:34 PM		Page 5 of 14	
EED Department	ORIGINATOR	Craig Drennan	DATE 3/25/04
	DRAWN	Craig Drennan	DATE 10/17/04
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date

Fermi National Accelerator Laboratory
United States Department of Energy

Z:\JOBS\Integ Module\Integ03_Rev2_3_21_06\Integ03_Rev2\Integ03_Rev2.prj

SIZE	DRAWING NUMBER	REV
C	0000-ED-173553-1 Schematic Page 01 of 01	

H=4ND; V=4LA



MODFIED 1/6/2006 5:33:36 PM		Page 6 of 14	
EED Department	ORIGINATOR	Craig Drennan	DATE 3/25/04
	DRAWN	Craig Drennan	DATE 10/17/04
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date

Fermi National Accelerator Laboratory
United States Department of Energy

Z:\JOBS\Integ Module\Integ03_Rev2_3_21_06\Integ03_Rev2\Integ03_Rev2.prj

SIZE	DRAWING NUMBER	REV
D	0000-ED-173553-1 Schematic Page 01 of 01	

H=8ND, V=4LA



MODFIED 1/6/2006 5:33:36 PM		Page 7 of 14	
EED Department	ORIGINATOR	Craig Drennan	DATE 3/25/04
	DRAWN	Craig Drennan	DATE 10/17/04
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date

Fermi National Accelerator Laboratory
United States Department of Energy

Z:\JOBS\Integ Module\Integ03_Rev2_3_21_06\Integ03_Rev2\Integ03_Rev2.prj

SIZE	DRAWING NUMBER	REV
D	0000-ED-173553-1 Schematic Page 01 of 01	

H=8ND, V=4LA

Channel_1
R3
200ohms
200ohms_1%_25W
Res Thick Film 1206
This is INPUT 3 (2)
-12V
+12V
BAV199-PHILIPS D6
INPUT_ON_1
NO CMOS Analog SPST Switch
U7
MAX313CSE
IN1 IN2 COM1 COM2 NO1 NO2 V- V+ GND VL NO4 NO3 COM4 COM3 IN4 IN3
+5V_ANALOG
14.7Kohms_1%_1W
R11
14.7Kohms
HI_TAU_1
V_TEST
R27
200Kohms
200Kohms_1%_1W
TEST_1
OVR_RNG_1
GNDA
20Kohms
R26
R10
10Kohms
-2.5_VREF
10Kohms Top Adj 25 turns 10%
Bourns-3296-W-1-103
MMBF4117
Q3
D G S
100ohms Top Adj 25 turns 10%
R38
100ohms
25_VREF
Bourns-3296-W-1-103
R37
12.4Kohms
R58
10Kohms
R59
10ohms
10ohms_1%_1W
SEL_B/
HOLD_B
RESET_B/
SEL_A/
HOLD_A
RESET_A
Channel_2
R4
200ohms
200ohms_1%_25W
Res Thick Film 1206
This is INPUT 4 (3)
BAV199-PHILIPS D7
INPUT_ON_2
NO CMOS Analog SPST Switch
U8
MAX313CSE
R12
14.7Kohms
HI_TAU_2
R30
200Kohms
TEST_2
OVR_RNG_2
Q4
MMBF4117
R64
R63
10Kohms
R42
R66
12.4Kohms
10Kohms
R67
10ohms
R41
100ohms
HI_RNG_1
HI_RNG_2
MAX4648EUT-T
U18
U17
U20
U19
IN V- V+ GND COM NO
NO Analog SPST Switch
R61
R60
R68
R65
0ohms
0ohms_1%_1W
Dual Switched Integrator
ACF2101BU
U27
U28
CAP IN SW-IN COM RESET HOLD SELECT SW-OUT SW-COM V+ V- OUT
R157
R156
R159
R158
200ohms
NOT INSTALLED
C21 0F
C20 0F
C24 0F
C23 0F
INTG_1_OUT
INTG_2_OUT
C65
680pF
680pF C0805 5% 50wvdc
J30
R80
10Kohms
10.0Kohms_1%_1W
VBIAS
R73
Rev 2 -- 6.98K ohms
R74
4.99Kohms
4.99Kohms_1%_1W
OP AMP
U32
OP-27GS
IN- IN+ BALa BALb V+ V- OUT
C27 6pF
6pf C0805 5% 50wvdc
R84
4.99Kohms
R88
15ohms
15ohms_1%_1W
BP3
0.01uF
.01uf C1206 10% 50wvdc
CHAN_1_OUT
J39
C66
680pF
R75
R76
10Kohms
R77
4.99Kohms
U29
C22 6pF
R81
R85
BP4
J35
CHAN_2_OUT
BP129 BP127 BP126 BP128
BP115 BP166 BP148 BP116 BP167 BP149
BP124 BP162 BP114 BP125 BP157 BP151 BP163 BP117
BP272 BP275 BP274 BP273
0.1uF
10uF
C12
C33
Precision Voltage Ref. 2.500V
U2
ADR291
Vin Vout GND
BP173
C5
C9
BP158
R62
2.5_VREF
-2.5_VREF
R39
R28
R29
R40
10Kohms
20Kohms
20.0Kohms_1%_1W
Ultraprecision OP AMP
U11
U12
OP177FS
TRIMa TRIMb
C14
J22
VBIAS
Jumper 3pin
J36
J46
J47
J48
Not Placed in PCB
J112_1
Not Placed in PCB
BP133_1 BP132_1 BP131_1 BP130_1
+5V
L2
Fair-Rite 2512066007Y0
Z=600ohms, DCR=0.2ohms, L1206
BP159 BP110 BP121 BP156
C36
10uF
+5V_ANALOG
GNDA
H-BND: V=4LA

MODIFIED 1/6/2006 4:31:52 PM		Page 8 of 14	
EED Department	ORIGINATOR	Craig Drennan	DATE 3/25/04
	DRAWN	Craig Drennan	DATE 10/17/04
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date

Fermi National Accelerator Laboratory
United States Department of Energy

Z:\JOBS\Integ Module\Integ03_Rev2_3_21_06\Integ03_Rev2\Integ03_Rev2.prj

SIZE D | DRAWING NUMBER 0000-ED-173553-1 | Schematic Page 01 of 01 | REV

Channel_1
R1
200ohms
200ohms_1%_25W
Res Thick Film 1206
This is INPUT 1 (0)
-12V
+12V
BAV199-PHILIPS D4
INPUT_ON_1
NO CMOS Analog SPST Switch
U5
MAX313CSE
IN1
COM1
NO1
V-
GND
NO4
COM4
IN4
IN2
COM2
NO2
V+
VL
NO3
COM3
IN3
+5V_ANALOG
14.7Kohms
R8
14.7Kohms_1%_1W
HI_TAU_1
V_TEST
R22
200Kohms
200Kohms_1%_1W
TEST_1
OVR_RNG_1
GNDA
20Kohms
R21
R7
10Kohms
-2.5_VREF
10Kohms Top Adj 25 turns 10%
Bourns-3296-W-1-103
MMBF4117
Q1
D
G
S
100ohms
R32
100ohms Top Adj 25 turns 10%
2.5_VREF
R31
12.4Kohms
R47
10Kohms
R48
10ohms
10ohms_1%_1W
SEL_B/
HOLD_B
RESET_B/
SEL_A/
HOLD_A
RESET_A
HI_RNG_1
MAX4648EUT-T
U14
U13
U16
U15
NO Analog SPST Switch
200ohms
NOT INSTALLED
R161
R160
R163
R162
C17
C16
C19
C18
0F
Dual Switched Integrator
R50
0ohms
0ohms_1%_1W
R49
R57 0ohms
R54 0ohms
CAP
IN
SW-IN
COM
RESET
HOLD
SELECT
SW-OUT
SW-COM
OUT
U25
U26
ACF2101BU
INTG_1_OUT
INTG_2_OUT
J34
HI_RNG_2
Channel_2
R2
This is INPUT 2 (1)
D5
INPUT_ON_2
HI_TAU_2
R9
R25
R52
R53
R55
R36
R56
R35
R51
2.5_VREF
-2.5_VREF
Precision Voltage Ref. 2.500V
Vin
Vout
ADR291
U1
BP172
C3
C7
BP154
20Kohms
R33
R23
R24
C8
R34
10Kohms
TRIMa
TRIMb
OP177FS
U9
U10
Ultraprecision OP AMP
C13
J21
VBIAS
Jumper 3pin
C25
6pF
6pf C0805 5% 50wvdc
R82
4.99Kohms
4.99Kohms_1%_1W
OP AMP
R78
10Kohms
10.0Kohms_1%_1W
R69
Rev 2 -- 6.98K ohms
R70
4.99Kohms
R86
15ohms
15ohms_1%_1W
BP1
0.01uF
.01uf C1206 10% 50wvdc
J37
CHAN_1_OUT
C63
680pF
680pf C0805 5% 50wvdc
J28
C26
R83
R79
R71
R72
R87
BP2
J38
CHAN_2_OUT
C64
J29
Not Placed in PCB
BP128_1
BP129_1
BP127_1
BP126_1
L1
Fair-Rite 2512066007Y0
Z=600hms, DCR=0.2ohms, L1206
BP132
BP131
BP130
BP133
BP109
BP155
BP119
BP152
C34
C11
BP112
BP113
BP147
BP146
BP165
BP164
C30
BP123
BP161
BP120
BP150
BP153
BP122
BP111
BP160
BP269
BP268
BP271
BP270
J43
J49
J44
J45
0.1uF
10uF
10uf C1210 20% 25wvdc
+5V
+12V
-12V
GNDA
H-BND: V=4LA

MODIFIED 1/6/2006 4:31:52 PM		Page 9 of 14	
EED Department	ORIGINATOR	Craig Drennan	DATE 3/25/04
	DRAWN	Craig Drennan	DATE 10/17/04
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date

Fermi National Accelerator Laboratory
United States Department of Energy

Z:\JOBS\Integ Module\Integ03_Rev2_3_21_06\Integ03_Rev2\Integ03_Rev2.prj

SIZE D | DRAWING NUMBER 0000-ED-173553-1 | Schematic Page 01 of 01 | REV



MODFIED 1/6/2006 4:39:26 PM		Page 10 of 14	
EED Department	ORIGINATOR	Craig Drennan	DATE 3/25/04
	DRAWN	Craig Drennan	DATE 10/17/04
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date

Fermi National Accelerator Laboratory
United States Department of Energy

Z:\JOBS\Integ Module\Integ03_Rev2_3_21_06\Integ03_Rev2\Integ03_Rev2.prj

.

SIZE	DRAWING NUMBER	REV
D	0000-ED-173553-1 Schematic Page 01 of 01	

H=BND; V=4LA

ADC_EOC
ADC_BUSY
ADC_SYNC
ADC_SCLK
ADC_DATA
ADC_CNVST
+5V
+3.3V
2.5_VREF
ADC_IN_B1
INTEGRATOR 3 (2)
ADC_IN_A1
INTEGRATOR 4 (3)
ADC_A0
BP104
0.1uF
1uf C0805 10% 50wvdc
SAR 500kSPS 16-Bit ADC
U39
AD7654AST
DVDD2 CNVST PD RESET CS RD EOC BUSY D15 D14 D13 D12
REF REFGND INB1 INBN INB2 REFB REFA INA2 INAN INA1 AGND2 AGND3
D11/RDERROR D10/SYNC D9/SCLK D8/SDOUT DGND2 DVDD1 OVDD OGND D7/RDC/SDIN D6/INVSCLK D5/INVSYNC D4/EXT/INT
AGND1 AVDD1 A0 BYTESWAP A/B DGND1 IMPULSE SER/PAR D0 D1 D2/DIVSCLK[0] D3/DIVSCLK[1]
+5V_ANALOG
GNDA
GND
J42
J62
J61
J60
Jumper 3pin
+5V_ANALOG
R96
200ohms
200ohms_1%_1W
R97
10Kohms
10.0Kohms_1%_1W
+5V
Tiny CMOS Comp W/R-to-R Input
U40
LMV7221AIM5
ADC_IN_A1
R105
4.99Kohms
4.99Kohms_1%_1W
+3.3V
CH_A_OVR
R104
4.99Kohms
4.99Kohms_1%_1W
U38
LMV7221AIM5
ADC_IN_B1
CH_B_OVR
+3.3V
C39
BP96
BP88
10uF
0.1uF
0.1uF
10uf C1210 20% 25wvdc
+5V_ANALOG
BP105
BP106
C32
0.1uF
0.1uF
10uF
+5V
BP95
BP87
C37
0.1uF
0.1uF
10uF

MODFIED 1/6/2006 4:39:26 PM		Page 11 of 14	
EED Department	ORIGINATOR	Craig Drennan	DATE 3/25/04
	DRAWN	Craig Drennan	DATE 10/17/04
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date

Fermi National Accelerator Laboratory
United States Department of Energy

Z:\JOBS\Integ Module\Integ03_Rev2_3_21_06\Integ03_Rev2\Integ03_Rev2.prj

SIZE	DRAWING NUMBER	REV
D	0000-ED-173553-1 Schematic Page 01 of 01	

H=BND, V=4LA

Altera Cyclone EP1C6 Device

U57

EP1C6Q240C8

Fair-Rite 2512066007Y0
Z=60ohms, DCR=0.2ohms, L1206

Silicon Serial Number

DS2401

AT17LV002A-10JC

ATMEL FPGA EEPROM

3m2510-6003UB

MODFIED 1/6/2006 4:48:20 PM		Page 12 of 14	
EED Department	ORIGINATOR	Craig Drennan	DATE 3/25/04
	DRAWN	Craig Drennan	DATE 10/17/04
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date

Fermi National Accelerator Laboratory
United States Department of Energy

Z:\JOBS\Integ Module\Integ03_Rev2_3_21_06\Integ03_Rev2\Integ03_Rev2.prj

SIZE	DRAWING NUMBER	REV
D	0000-ED-173553-1	

Schematic Page 01 of 01

H=8ND; V=4LA

P1
AMP 650473-5
Conn 96pin VME RA PCB Male
3 x 32 Standard Size DIN 41612, Type C, Right Angle Pin Assy, PCB, Male.
vmeD[15..0]
vmeA[23..1]
+5V_IN
+12V_IN
-12V_IN
+5V
+12V
-12V
+3.3V
GND
GNDA
Octal Buffer/Drivers w/3-State
U65
SN74LVTH541DW
D-Type Latch, Octal, W/3-State
U61
SN74LVTH573DW
SN74LVTH573DW so20w
U66
U67
U68
SN74LVTH543DW
U63
U64
Octal Registered Transceiver
vDD[15..00]
vDD[15..0]
vAA[23..1]
BAS/
BWRITE/
BDS0/
BDS1/
BSYSCLK
BSYSRST/
BSYSRST2/
BIACK/
BAM3
BAM1
BAM0
BLWORD/
BAM4
BAM5
CEAB/
OEAB/
OEBA/
AMATCH/
AMATCHx/
J72
Jumper 3pin
SW[7..1]
SW[7..1]
RN11
10Kohms
10K ohms X 8, sop16
Bourns 4816P-T01-103
7 Position Dip Switch SMD
SW2
CTS-204-7ST
Quad 2-Input Positive-NAND Buf
U60
SN74S38D
DTACK
BERR
F5
3a
F4
1 AMP
Fair-Rite 2512066007Y0
Z=60ohms, DCR=0.2ohms, L1206
L4
F3
L3
D10
1N5908
D9
D8
1N6277
J76
J75
C59
C58
BP23
BP24
C56
BP9
BP10
C57
BP7
BP8
BP18
BP17
BP16
BP15
BP14
BP13
BP27
10uF
0.1uF
1uf C0805 10% 50wvdc
10uf C1210 20% 25wvdc

MODFIED 1/6/2006 4:45:16 PM		Page 13 of 14	
EED Department	ORIGINATOR	Craig Drennan	DATE 3/25/04
	DRAWN	Craig Drennan	DATE 10/17/04
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date

Fermi National Accelerator Laboratory
United States Department of Energy

Z:\JOBS\Integ Module\Integ03_Rev2_3_21_06\Integ03_Rev2\Integ03_Rev2.prj

SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	0000-ED-173553-1		

H=8ND; V=4LA



MODFIED 1/6/2006 4:46:38 PM		Page 14 of 14	
EED Department	ORIGINATOR	Craig Drennan	DATE 3/25/04
	DRAWN	Craig Drennan	DATE 10/17/04
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date

Fermi National Accelerator Laboratory
United States Department of Energy

Z:\JOBS\Integ Module\Integ03_Rev2_3_21_06\Integ03_Rev2\Integ03_Rev2.prj

SIZE	DRAWING NUMBER	REV
C	0000-ED-173553-1 Schematic Page 01 of 01	

H=4ND; V=4LA