




MODIFIED 10/8/2009 10:30:00 AM		Page 1 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj			
SIZE	DRAWING NUMBER	Schematic Page 01 of 09	REV
D	drawing number		A




MODIFIED 10/8/2009 10:30:00 AM		Page 2 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\UDDS_Ver_01_July_6_2009\UDDS_Ver_01_FINAL_09_30_2009\UDDS_Ver_01\UDDS_Ver_01.prj			
SIZE	DRAWING NUMBER	Schematic Page 02 of 09	REV
D	drawing number		A



MODIFIED 10/8/2009 10:30:00 AM		Page 3 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDS_Ver-01_July-6_2009\DDS_Ver-01_FINAL_09_30_2009\DDS_Ver-01\DDS_Ver-01.prj			
SIZE	DRAWING NUMBER	Schematic Page 04 of 09	REV
D	drawing number		A






MODIFIED 10/8/2009 10:30:00 AM		Page 4 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date









Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj

SIZE	DRAWING NUMBER	Schematic Page 05 of 09	REV
D	drawing number		A

USED TO SET THE MSEL LINES ON THE FPGA'S



Both FPGA's are setup to be configured from either the single serial EEPROM or from the Flash memory. When using the serial EEPROM for configuration the alternate (alt) signals are selected with the 3 pin jumpers to be used with the Flash memory in user mode. When using the Flash to configure the FPGA's the signals FLASH_CE_n, DATA[0], DATA[1], and DCLK are connected to the Flash. A fifth jumper is used to disable the serial EEPROM in this mode.






CONFIG_SELECT
nCONFIG
CONF_DONE

FLASH_CE_n
DATA[0]
DATA[1]
DCLK

DATA[15..2]
PADD[23..0]
FLASH_OE_n
FLASH_RESET_n
FLASH_ADV_n
FLASH_RDY_WAIT
FLASH_WE_n

Buffered_DATA[7..0]
Buffered_DCLK

MODIFIED 10/8/2009 10:30:00 AM		Page 6 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDOS_Ver_01_July_6_2009\DDOS_Ver_01_FINAL_09_30_2009\DDOS_Ver_01\DDOS_Ver_01.prj			
SIZE	DRAWING NUMBER	Schematic Page 07 of 09	REV
D	drawing number		A




MODIFIED 10/8/2009 10:30:00 AM		Page 7 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date


Fermi National Accelerator Laboratory
 United States Department of Energy

Z:\JOBS\DDS_Ver-01_July-6-2009\DDS_Ver-01_FINAL-09_30_2009\DDS_Ver-01\DDS_Ver-01.prj





SIZE	DRAWING NUMBER	Schematic Page 08 of 09	REV
D	drawing number		A




BANK 3

BANK 4

MODIFIED 10/8/2009 10:30:00 AM		Page 8 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj			
SIZE	DRAWING NUMBER	Schematic Page 09 of 09	REV
D	drawing number		A




MODIFIED 10/8/2009 10:30:00 AM		Page 9 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj			
SIZE	DRAWING NUMBER	Schematic Page 10 of 09	REV
D	drawing number		A




The PLL Lock indication latches high. The PFD reset bit must be cleared to update the PLL Lock status. See datasheet.

MODIFIED 10/2/2009 4:18:11 PM		Page 10 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj			
SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	drawing number		A




MODIFIED 10/2/2009 4:18:11 PM		Page 11 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj			
SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	drawing number		A




The PLL Lock indication latches high. The PFD reset bit must be cleared to update the PLL Lock status. See datasheet.

MODIFIED 10/2/2009 4:18:11 PM		Page 12 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDS_Ver-01_July-6-2009\DDS_Ver-01_FINAL_09_30_2009\DDS_Ver-01\DDS_Ver-01.prj			
SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	drawing number		A



The PLL Lock indication latches high. The PFD reset bit must be cleared to update the PLL Lock status. See datasheet.


MODIFIED 10/2/2009 4:18:11 PM		Page 13 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj			
SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	drawing number		A




The BAT54S Diodes have a VF = 0.3V which will allow an output of the previous op amp stage of {5.6V to -0.4V} and will limit the DPOT input to {3.0V to -0.25V}.

Unipolar: 2.5V to 0V
Bipolar: 1.25V to -1.25V

Simple Range Selection		
Volts	Input Range	Install
+10	to -10	S4
+5	to -5	S3
+2.5	to -2.5	S2
+1.25	to -1.25	S1
+10	to 0	S3
+5	to 0	S2
+2.5	to 0	S1




MODIFIED 10/8/2009 11:12:11 AM			
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj			
SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	drawing number		A



The BAT54S Diodes have a VF = 0.3V which will allow an output of the previous op amp stage of {5.6V to -0.4V} and will limit the DPOT input to {3.0V to -0.25V}.

Unipolar: 2.5V to 0V
Bipolar: 1.25V to -1.25V

Simple Range Selection		
Volts	Input Range	Install
+10	to -10	S4
+5	to -5	S3
+2.5	to -2.5	S2
+1.25	to -1.25	S1
+10	to 0	S3
+5	to 0	S2
+2.5	to 0	S1




MODIFIED 10/8/2009 11:12:11 AM			
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date

Fermi National Accelerator Laboratory
United States Department of Energy

Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj

SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	drawing number		A




Simple Range Selection		
Volts	Input Range	Install
+10	to -10	S4
+5	to -5	S3
+2.5	to -2.5	S2
+1.25	to -1.25	S1
+10	to 0	S3
+5	to 0	S2
+2.5	to 0	S1

MODIFIED 10/8/2009 11:12:11 AM			
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date


Fermi National Accelerator Laboratory
 United States Department of Energy

Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj


SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	drawing number		A




The BAT54S Diodes have a VF = 0.3V which will allow an output of the previous op amp stage of {5.6V to -0.4V} and will limit the DPOT input to {3.0V to -0.25V}.

Unipolar: 2.5V to 0V
Bipolar: 1.25V to -1.25V


Simple Range Selection		
Volts	Input Range	Install
+10	to -10	S4
+5	to -5	S3
+2.5	to -2.5	S2
+1.25	to -1.25	S1
+10	to 0	S3
+5	to 0	S2
+2.5	to 0	S1



MODIFIED 10/8/2009 11:12:11 AM			
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj			
SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	drawing number		A





MODIFIED 10/8/2009 10:53:08 AM		Page 18 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy <small>Z:\JOBS\DDS_Ver-01_July-6-2009\DDS_Ver-01_FINAL_09_30_2009\DDS_Ver-01\DDS_Ver-01.prj</small>			
SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	drawing number		A



Place 0 Ohm resistor connection between analog and digital ground planes very close to pins 12 and 13.


Thermal paddle under the AD7625 is connected to analog ground.

See Figure 31 of the AD7625 datasheet for PCB layout recommendations.



- ADC_CLKp
- ADC_CLKn
- ADC_DCOp
- ADC_DCOn
- ADC_DATp
- ADC_DATn
- ADC_CNVp
- ADC_CNVn



MODIFIED 10/8/2009 11:23:16 AM		Page 19 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDS_Ver-01_July_6_2009\DDS_Ver-01_FINAL_09_30_2009\DDS_Ver-01\DDS_Ver-01.prj			
SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	drawing number		A




Place 0 Ohm resistor connection between analog and digital ground planes very close to pins 12 and 13.

Thermal paddle under the AD7625 is connected to analog ground.

See Figure 31 of the AD7625 datasheet for PCB layout recommendations.




MODIFIED 10/8/2009 11:23:16 AM		Page 20 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj			
SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	drawing number		A




Place 0 Ohm resistor connection between analog and digital ground planes very close to pins 12 and 13.

Thermal paddle under the AD7625 is connected to analog ground.

See Figure 31 of the AD7625 datasheet for PCB layout recommendations.





MODIFIED 10/8/2009 11:23:16 AM		Page 21 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj			
SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	drawing number		A




Place 0 Ohm resistor connection between analog and digital ground planes very close to pins 12 and 13.

Thermal paddle under the AD7625 is connected to analog ground.


See Figure 31 of the AD7625 datasheet for PCB layout recommendations.



MODIFIED 10/8/2009 11:23:16 AM		Page 22 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj			
SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	drawing number		A




MODIFIED 10/2/2009 3:44:25 PM		Page 23 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDS_Ver-01_July-6-2009\DDS_Ver-01_FINAL_09_30_2009\DDS_Ver-01\DDS_Ver-01.prj			
SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	drawing number		A



Bipolar =====
 +10V to -10V
 +5.0V to -5.0V
 +2.5V to -2.5V

Unipolar =====
 0.0V to +5.0V
 0.0V to +10V


MODIFIED 10/8/2009 11:05:11 AM		Page 24 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj			
SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	drawing number		A



Bipolar =====
 +10V to -10V
 +5.0V to -5.0V
 +2.5V to -2.5V

Unipolar =====
 0.0V to +5.0V
 0.0V to +10V

MODIFIED 10/8/2009 11:05:11 AM		Page 25 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj			
SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	drawing number		A



Bipolar =====
 +10V to -10V
 +5.0V to -5.0V
 +2.5V to -2.5V


 Unipolar =====
 0.0V to +5.0V
 0.0V to +10V

MODIFIED 10/8/2009 11:05:11 AM		Page 26 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date


Fermi National Accelerator Laboratory
 United States Department of Energy

Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj


SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	drawing number		A




Bipolar =====
+10V to -10V
+5.0V to -5.0V
+2.5V to -2.5V

Unipolar =====
0.0V to +5.0V
0.0V to +10V

MODIFIED 10/8/2009 11:05:11 AM		Page 27 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj			
SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	drawing number		A




MODIFIED 10/8/2009 11:02:15 AM		Page 28 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj			
SIZE	DRAWING NUMBER	Schematic Page 01 of 02	REV
D	drawing number		A



Install shorts in the rectangles for Category 5 crossover interconnections.

Install shorts in the circles for Traditional pin to pin interconnections.

MODIFIED 10/8/2009 11:02:15 AM		Page 29 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj			
SIZE	DRAWING NUMBER	Schematic Page 02 of 02	REV
D	drawing number		A







MODIFIED 10/8/2009 10:38:26 AM		Page 30 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date






Fermi National Accelerator Laboratory
 United States Department of Energy

Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj

SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	drawing number		A



REMEMBER TO IMPLEMENT THE ADDRESS STROBE (AS/) LATCHING OF THE ADDRESS IN THE FPGA. SEE PREVIOUS VME IMPLEMENTATIONS.



MODIFIED 8/25/2009 10:32:22 AM		Page 31 of 31	
EED Department	ORIGINATOR	originator	DATE date
	DRAWN	drawn	DATE date
	CHECKED	checked	DATE date
	APPROVED	approved	DATE date
 Fermi National Accelerator Laboratory United States Department of Energy			
Z:\JOBS\DDS_Ver_01_July_6_2009\DDS_Ver_01_FINAL_09_30_2009\DDS_Ver_01\DDS_Ver_01.prj			
SIZE	DRAWING NUMBER	Schematic Page 01 of 01	REV
D	drawing number		A