In this talk, we present an overview of the design and challenges of power network distributions on integrated circuits (ICs). We provide a brief perspective on the development of ICs and introduce the problem of power distribution. As processing technologies shrink to deep submicron regime, more transistors are packed on the same area and at the same time leakage currents become non-negligible causing power consumption and management to become an essential problem. Leakage current reduction is achieved by shutting power off to the idle circuits on the chip referred to as power gating. However, implementation of power gating can impose reliability issues on the power network. We describe the implications and electromigration mechanism that can occur due to power gating. We additionally, discuss the signal and power integrity of power networks and their dependencies to decoupling capacitance efficiency and workload’s frequency for multi-cores systems.