

BPM VME Timing Generator Fanout (TGF) Features

- 8 - Clock Outputs PhaseLocked to the 53.10468Mhz Clock
 - Currently Clock outputs are $7/5$ x the RFClk
- 8 - ADCSync Outputs are Timed from the BSync input w/
 - One common Pretrigger delay (delay by # turns)
 - Number of ADCSync's generated (once per turn) per output
 - ADCSync delays per output are accurate to a $1/2$ bucket resolution
 - All Timing and Delays are configurable by VME
- 2 - VME Interrupts (level 5 or 6) can be generated, typically for
 - From on BSync events
 - From on TClk events (up to 16 events)

- Time Stamp counter (64-bits) with $\frac{1}{2}$ bucket resolution
 - Cleared on a BSync start event
 - Records the First Turn Register after a start event
 - Records Bsync Time Stamp event
 - Records TClk Time Stamp event


- Stores the occurrence of all Bsync & TClk events
 - Used to verify that events are present at a particular location

- Controls diagnostics for inhouse designed filter cards


- Contains an ID Rom for version control

SMB


BPM VME Timing Generator Fanout (TGF)




Clock Generation (74Mhz)



Clock Fan Out





CPU Fanout ADC Relay ADC Relay ADC Relay ADC Relay ADC Relay ADC Relay

